



JST02G-800SWD 2A TRIAC


Average gate power dissipation ($T_j=125\text{ }^{\circ}\text{C}$)	$P_{G(AV)}$	0.5	W
Peak gate power	P_{GM}	10	W
Peak pulse voltage ($T_j=25\text{ }^{\circ}\text{C}$; non-repetitive, off-state; FIG.8)	V_{pp}	4	kV

($T_j=25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Symbol	Test Condition	Quadrant	Value		Unit
I_{GT}	$V_D=12\text{V}$ $R_L=33\Omega$	- -	MAX.	10	mA
V_{GT}		- -	MAX.	1	V

V_{GD} V

J	ST	02	G	-800	SWD	-TR
JieJie Microelectronics Co., Ltd.	Triacs	IT(RMS):2A	G:DFN5*6-8L			TR: Tape & Reel
			800:VDRM /VRRM 800V		SW: IGT1-3 10mA D: dual-chip	


	XXX XXX Year Month Production Code
---	---


JST02G-800SWD

Order code	Voltage $V_{\text{DRM}}/V_{\text{RRM}}$ (V)	IGT(mA)	Package	Base qty. (pcs)	Delivery mode
		- -			
JST02G-800SWD-TR	800	10	DFN5*6-8L	5,000	Tape & Reel


Document Revision History

Date	Revision	Changes
Oct.25, 2023	A.1.0	Last updated





SYMBOL	A0	B0	K0	P0	P1	P2
SPEC	0.10±0.03	0.25±0.03	1.75±0.10	5.50±0.10	1.55±0.05	1.55±0.05
W	0.10	0.25	1.75	5.50	1.55	1.55
H	0.10	0.25	1.75	5.50	1.55	1.55
T	0.10	0.25	1.75	5.50	1.55	1.55
W	0.10	0.25	1.75	5.50	1.55	1.55
H	0.10	0.25	1.75	5.50	1.55	1.55
T	0.10	0.25	1.75	5.50	1.55	1.55
W	0.10	0.25	1.75	5.50	1.55	1.55
H	0.10	0.25	1.75	5.50	1.55	1.55
T	0.10	0.25	1.75	5.50	1.55	1.55



PACKAGE	OUTLINE	REEL (PCS)	PER CARTON (PCS)	TAPE & REEL
DFN5*6-8L	TAPING	5,000	50,000	13 inch

Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co., Ltd. assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement.

Products and information provided in this document have no infringement of patents.